


Defensive Wire Routing for Untrusted Integrated Circuit Fabrication



The physical design layout of the “portholes” technique creates “keep-out zones” around a security-critical wire. This approach positions the security-critical components within inspectable regions to make them easier to inspect for malicious modification.

MIT Lincoln Laboratory developed defensive wire routing technology to deter an outsourced foundry from maliciously tampering with or modifying security-critical components of a digital circuit design. By rendering hardware modifications readily detectable, this method reduces the risk of a compromise to a circuit design and improves cybersecurity and mission assurance even when components are fabricated at untrusted facilities.

KEY FEATURES

- Enables post-fabrication verification to ensure that a defensive solution was truly effective
- Does not require destructive inspection (unlike a traditional scanning electron microscope inspection)
- Can be applied to every chip because it adds very little extra circuitry
- Minimizes overhead costs because the technique can be focused on security-critical components


Motivation

Economic forces are driving a global consolidation of integrated circuit (IC) fabrication facilities (i.e., foundries) overseas. While microprocessors are achieving increased performance with smaller transistors, system developers find that access to trusted high-performance foundries is decreasing, thereby disadvantaging systems, such as U.S. government ones, that require high degrees of trust. One concern with untrusted fabrication is malicious modification or tamper, whereby a trusted design is modified by a fabricator to insert a “hardware Trojan” or “backdoor” that can compromise downstream system security. Therefore, there is demand for design-time methods that deter and/or prevent malicious modification so that developers can make trusted use of ICs fabricated by untrusted foundries.

Concept

The routing of wires within ICs is a complex process in which conductive metallization is planned and deconflicted across multiple planar layers of silicon to route and interconnect signals between logic devices such as transistors. The Defensive Wire Routing technology employs two complementary techniques to deter tampering with the wiring. Both techniques could be integrated as semiautomated features into electronic design automation tools commonly used for the design and layout of digital integrated circuits.

The illustration shows a defensively routed system on chip (SoC) with natural (a) and synthetic (b) guard wires deployed around the privilege-bit signal wire (red). The guard wires deter an attacker from attaching a rogue wire to modify the circuit because displacement of them is detectable and alerts that tampering has been attempted.



- “Keep-out zones” are built around identified, security-critical signals, creating an inspectable window, or “porthole,” that allows designers to spot a “rogue” wire-post on the chip that indicates a suspicious, or malicious, modification.
- Displacement of guard wires that protect designer-identified, security-critical wires from modification indicates tampering. Guard wires are designated as “natural” (existing functional interconnects in the design) or “synthetic” (new interconnects that must be displaced to route a rogue wire).

U.S. PATENT
#10,839,109

More Information

T. Trippel, K.G. Shin, K. Bush, and M. Hicks, “T-TER: Defeating A2 Trojans with Targeted Tamper-Evident Routing,” preprint, 27 Oct. 2020.

This technology is an
R&D 100 Award Winner

**INTERESTED IN WORKING WITH
MIT LINCOLN LABORATORY?**



Scan the QR code to learn more
www.ll.mit.edu/partner-us

Contact the Technology Transfer Office
tto@ll.mit.edu